Tuesday 27 November 2018

AMD May Have Doubled Per-Core L3 Cache on 7nm Epyc CPUs

AMD Epyc

AMD may have doubled the per-core L3 cache on its 7nm Rome server CPUs, along with various architectural changes and improvements.

The post AMD May Have Doubled Per-Core L3 Cache on 7nm Epyc CPUs appeared first on ExtremeTech.



No comments:

Post a Comment